

Direct evidence for interface state annealing in the negative bias temperature instability response

Duc D. Nguyen, Camron Kouhestani, Kenneth E. Kambour, and Roderick A. B. Devine

Citation: Journal of Vacuum Science & Technology B **32**, 011205 (2014); doi: 10.1116/1.4837436 View online: http://dx.doi.org/10.1116/1.4837436 View Table of Contents: http://scitation.aip.org/content/avs/journal/jvstb/32/1?ver=pdfcov Published by the AVS: Science & Technology of Materials, Interfaces, and Processing

Instruments for advanced science









partial pressure measurement and control of process gases reactive sputter process control vacuum diagnostics vacuum coating process monitoring contact Hiden Analytical for further details



www.HidenAnalytical.com

Direct evidence for interface state annealing in the negative bias temperature instability response

Duc D. Nguyen and Camron Kouhestani COSMIAC, 2350 Alamo Ave SE, Albuquerque, New Mexico 87106

Kenneth E. Kambour^{a)} Leidos, 2109 Airpark RD SE, Albuquerque, New Mexico 87106

Roderick A. B. Devine

Think Strategically, 12212 Morocco RD NE Albuquerque, New Mexico 87111

(Received 16 July 2013; accepted 15 November 2013; published 4 December 2013)

Using a rapid data acquisition methodology, the authors examine the time dependent recovery of the "permanent" component of charge build-up due to the negative bias temperature instability in Si based p-channel field effect transistors in inversion and n-channel devices in accumulation. The authors find clear evidence for recovery of the charge associated with interface states for elevated temperatures (≥ 150 °C) and for extended times (t_{recover} ~ 20 000 s). Recovery appears to begin at shorter times for p-channel devices than for n-channel. An explanation is advanced both for the mechanism of interface state annealing and for the difference observed between p and n channel devices. © 2014 American Vacuum Society. [http://dx.doi.org/10.1116/1.4837436]

I. INTRODUCTION

Despite significant research into the negative bias temperature instability (NBTI) phenomenon,1-3 many questions remain as to its exact physical nature. Evidence has been provided for at least three unique contributions to NBTI in p-channel (PMOS) metal-oxide-semiconductor field effect transistors (MOSFETs) and two in n-channel (NMOS) MOSFETs.⁴ In the former case, gate oxide insulator related charge trapping defects, which discharge rapidly^{5,6} after bias stressing is removed, are identified with near interface oxygen vacancy centers⁷ [recoverable charge (RC)]. Other traps associated are with electrical dipoles (switching traps⁸), which are assumed to commute between +q and 0 charge states under the application of a small positive electric field in the gate insulator following initial electrical stressing. These have been termed field recoverable charge (FRC) since their charge state can be reversed dependent upon the sign of the recovery field and because we have no spectroscopic evidence that the defects are identical to those identified as and termed⁸ switching traps. Finally, it is well documented⁹ that interface states (IS) also result from NBTI. As indicated above⁴ in p-channel devices, we have observed RC, FRC, and IS while in n-channel devices, we have detected only FRC and IS. Extensive debate exists on the nature of annealing of the so-called "permanent" component of NBTI.¹⁰ Initial studies¹¹ were interpreted as indicating that both the bias stressing induced threshold voltage shift (ΔV_{th}) and an observed recovery were associated with IS. However, the demonstration of the existence of RC and FRC as well as IS suggests this identification may have been premature. Detailed studies¹⁰ of recovery "plateau" have been interpreted as contributions from IS and donor-like switching traps present in the oxide which could coincide with what we have termed FRC.

In this article, we report the results of a study in which we have endeavored to isolate only the NBTI induced IS component of ΔV_{th} and observed its temperature dependent growth and recovery. We discuss an annealing mechanisms that are consistent with models previously suggested,^{12,15} to explain the origins of NBTI.

II. EXPERIMENTAL PROCEDURE

PMOS and NMOS devices were used in the experiments reported here: the nominal channel lengths were 130 nm, channel widths, $5 \mu m$, and 3.4 nm thick silicon oxynitride gate insulators. Measurements were carried out at various temperatures up to 220 °C; however, generally the n-channel devices in accumulation did not tolerate extended stressing at high temperature so we limited our measurements of them to 180 °C. A Keithley Instruments Inc. 4200-SCS semiconductor characterization system was used to acquire data. In order to electrically stress the devices (p or n channel), pulses of amplitude V_{gs}(stress) were applied to the gate contact. No specific $V_{gs}(stress)$ study was undertaken here although various amplitudes were used in an effort to obtain a maximum NBTI effect. For the p and n-channel devices we will report, a pulse of magnitude $V_{gs}(stress) = -3.25 \text{ V}$ and 3.5 V, respectively, was typically applied between the gate contact and the shorted source/drain/body contacts of the device. The respective oxide electric fields were then 7.9 MV cm^{-1} and 8 MV cm^{-1} as determined using the SILVACO ATLASTM software to model the devices. With this V_{gs} (stress), we had essentially the same stressing field in the gate dielectric even though the p-channel devices were in inversion and the n-channel in accumulation. A pulse repetition frequency of 10 kHz was used together with a duty cycle of 10%. Each pulse therefore consisted of a 10 μ s stress component plus a 90 μ s "recovery." During the recovery, a V_{gs} of +1.5 V was applied, which we have previously ascertained,⁴ was adequate to remove any remnant FRC or RC

^{a)}Electronic mail: Kenneth.E.Kambour@leidos.com

related trapped charge, thus leaving only the component of ΔV_{th} associated with IS. Other authors^{5,6} have discussed the charge detrapping kinetics of RC and demonstrated that recovery in the presence of an oxide field is accelerated. To our knowledge, no such modeling exists for the FRC component. The method of determination of $\Delta V_{th}(IS)$ has been described in detail previously, but will briefly be recalled for completeness. Initially, a source-drain current (Ids) curve as a function of gate-source voltage, V_{gs}, was determined in the linear regime¹³ ($V_{ds} \sim -50 \text{ mV}$ for the p-channel device and 50 mV for the n-channel) and the measurement value of V_{gs} ($V_{gs,m}$) established at $dI_{ds}/dV_{gs}|_{max}$. In the usual way,¹³ V_{th}° was determined by extrapolation of a line of slope $dI_{ds}/dV_{gs}|_{max}$ to the V_{gs} axis touching the I_{ds} curve at the point of maximum slope. Following any given stress sequence we determined $\Delta V_{th}(IS)$ using the formula $I_{ds} = k$ $[V_{gs,m} - V_{th}^{\circ} - \Delta V_{th}(IS)]$, where k is a constant. For our measurements, the time to acquire a single point Ids(Vgs,m) was $\sim 4 \mu s$. Following application of the pulsed stress for a total of 2000s (corresponding to an actual stress time of 200 s), recovery was allowed with the source/drain and body contacts shorted and $V_{gs} = 0 V$. Periodically, the positive voltage was removed, and $\Delta V_{th}(IS)$ determined from a spot measurement of Ids at Vgs,m. This process was carried out for a maximum recovery time of 3000 s except for certain cases where the time was extended to 20 000 s.

III. RESULTS AND DISCUSSION

In Figs. 1 and 2, we show the bias stress induced growth of the threshold voltage shift due to interface state generation $[\Delta V_{th}(IS)]$ at various temperatures for PMOS and NMOS, respectively. NBTI induced hole trapping at RC and FRC defects induces a negative variation of $\Delta V_{th}(IS)$, both for nand p-channel devices. Interface state generation, however, results in a positive $\Delta V_{th}(IS)$ for NMOS devices and a negative value for PMOS. The opposite sign behavior shown in Figs. 1 and 2 therefore provides some supportive evidence for our contention that our stressing methodology indeed



FIG. 2. Bias stress induced growth of the threshold voltage shift due to interface state generation in NMOS for multiple temperatures: 90 °C (\bigcirc), 120 °C (\triangleleft), 150 °C (\bigcirc), and 180 °C (\triangle).

generates interface states. Furthermore, if one takes the experimental data for the two types of devices at 120°C, and fits the curves using a law of the form: ${}^{1}\Delta V_{\text{th}}(\text{IS}) = \text{At}_{\text{stress}}^{\alpha}$, where t_{stress} is the total stress time then one obtains the curves shown in Fig. 3. Similar fitting was performed for 150 °C and 180 °C data (not shown). All of the data sets can be fitted with $\alpha \sim 0.3$, although the A values are different. This latter fact is not necessarily surprising for two reasons. First, we anticipate A will contain some Arrhenius term, and second, one must bear in mind the fact that the PMOS is stressed in inversion while the NMOS is in accumulation. It is also interesting to note that the PMOS data in Fig. 1 (where we were able to extract data for T > 180 $^{\circ}$ C) indicates that as the temperature is increased, $\Delta V_{th}(IS)(t_{stress})$ does not increase monotonically with temperature but actually decreases. For example, comparing $\Delta V_{th}(IS)$ at 200 s for 220 °C and 180 °C, we observe that the former is smaller than the latter. We believe this is the first indication in our data that some form of annealing of interface states is occurring. Similar effects have been noted¹⁴ in the radiation induced growth interface states.



FIG. 1. Bias stress induced growth of the threshold voltage shift due to interface state generation in PMOS for multiple temperatures: $120 \degree C (\triangleleft)$, $150 \degree C (\square)$, $180 \degree C (\triangle)$, $200 \degree C (\nabla)$, and $220 \degree C (\bullet)$.



Fig. 3. Measured growth of the interface state term and fitted form of $\Delta V_{th}(IS) = At_{stress}{}^{\alpha}$ at 120 °C for PMOS (\bigcirc) and NMOS (\bigcirc).

Finally, in Fig. 4, we show the behavior of $\Delta V_{th}(IS)$ measured following the end of 200 s of stressing then allowing recovery at $V_{gs} = 0 V$ for various temperatures. In general, recovery was allowed for 3000 s, although for certain temperatures times up to 20 000 s were studied. We see that for both NMOS and PMOS devices for temperatures above \sim 150 °C, the recovery curve shows an evident reduction in $\Delta V_{th}(IS)$ with recovery time. This effect is more visible for the PMOS than for the NMOS. Furthermore, $\Delta V_{th}(IS)(PMOS)$ appears to begin decreasing for times ≥ 1 s whereas for the NMOS recovery is after ~ 100 s. The data shown in Figs. 1 and 4 are indicative of the presence of some form of annealing/back reaction in the generation of interface states as can be demonstrated with a simplified argument. We consider some form of simple first order equation¹⁵ for the rate of change of the density of interface states, N_{it}

$$dN_{it}/dt = k_F(N_{it}^{o} - N_{it}) - k_R(N_{it}),$$
(1)

where N_{it}° is the maximum density of interface states available. k_F and k_R are forward and back reaction coefficients. Solution of Eq. (1) yields



FIG. 4. Evidence for annealing during recovery of $\Delta V_{th}(IS)$ in PMOS (a) and NMOS (b) for different temperatures including: 90 °C (\bigcirc), 120 °C (\triangleleft), 150 °C (\bigcirc), 180 °C (\triangle), 200 °C (\bigtriangledown), and 220 °C (\bullet) after 200 s of stress for $V_{gs} = -3.25$ V for PMOS and $V_{gs} = -3.5$ V for NMOS.

JVST B - Microelectronics and Nanometer Structures

$$N_{it} = k_F N_{it}^{o} (1 - e^{-(k_F + k_R)t}) / (k_F + k_R).$$
(2)

Examination of Eq. (2) shows that if k_R is small with respect to k_F then the saturation value of N_{it} ($N_{it,sat}$) ~ N_{it}° and the effect of k_F is to change the rate at which one tends to the saturation value. If we now suppose k_R increases with increasing temperature then $N_{it,sat} = k_F N_{it}^{\circ}/(k_F + k_R)$, which is smaller than for the case of a forward reaction alone. Therefore, we can expect that the variation of $\Delta V_{th}(IS)$ with time shows a maximum as a function of temperature as shown in Fig. 1. We underline the fact that we are presenting a plausible argument, not an exact scientific explanation. The nature of the forward and back reactions remains to be discovered though it seems most likely that they result from a complex sequence of processes.

The annealing curves shown in Fig. 4(a) were generated for PMOS [negative $\Delta V_{th}(IS)$] and Fig. 4(b) for NMOS devices [positive $\Delta V_{th}(IS)$] by stressing for 200 s at various temperatures then allowing recovery at those same temperatures with $V_{gs} = 0$ V. It is interesting to note that for both types of devices, there is little observable recovery (up to 3000 s) for $T < 150 \,^{\circ}C$ whereas for $T > 150 \,^{\circ}C$, there is recovery and this is more obvious in the case of PMOS than in NMOS. In order to understand Fig. 4, it is necessary to examine the experimental methodology. Taking the PMOS case as an example during the annealing phase, under small positive bias, the RC traps are empty, and the FRC traps in a neutral dipole state. Excess interface states generated during NBTI stressing would be in the neutral dangling bond state Si₃ \equiv Si[•]. V_{gs} is then switched in ~20 ns to V_{gs,m} ~ -0.5 V and the source-drain current measured (Ids), the dangling bond centers then take on a charge consistent with the PMOS or NMOS nature of the device $(Si_3 \equiv Si^{\pm})$. Returning to the annealing condition eliminates the charge and returns the dangling bond to its neutral state. Therefore, we suggest that the observed interface state annealing shown for both NMOS and PMOS in Fig. 4 is true annealing in the sense that it actually results from repassivation of neutral Si dangling bonds generated during the NBTI stressing process

$$Si_3 \equiv Si^{\bullet} + X \rightarrow Si_3 \equiv Si - H + Y, \tag{3}$$

where X and Y are species/reaction products yet to be identified. A cautionary identification of X can be made. Temperatures ~150 °C may be too low to reasonably suggest that H₂ dissolved in the gate dielectric is involved as it is in the classical technological passivation step with an activation energy ~1.6 eV, which may be too large.¹⁶ We therefore recall that it is known¹⁷ that atomic hydrogen can spontaneously passivate Si[•] and it is known that dopant-hydrogen complexes present in Si substrates can release atomic H at low temperatures.¹² We suggest that this may be a possible source of atomic H required to explain the anneal data in Fig. 4.

IV. SUMMARY

NBTI pulsed stressing has been carried out on NMOS devices in accumulation and PMOS in inversion at different

temperatures up to 180°C (NMOS) or 220°C (PMOS) to allow direct measurement of the interface states. Following stressing, the devices were annealed at the stressing temperatures at zero bias. Using an anneal/measure/anneal procedure, annealing curves were generated. In both PMOS and NMOS devices, we observed evidence for passivation of neutral dangling bond defects. We attribute this passivation to atomic hydrogen released from dopant-H complexes in the n and p type substrates although the possibility of passivation through dissolved H₂ cannot be totally excluded. Evidence for some form of annealing was also observed in the measured interface state density growth as a function of NBTI stress time/temperature though the physical nature of this may be more complex than for the case of the pure annealing curves. This data is consistent with temperature dependent behavior observed in the generation of interface states in prompt ionizing radiation experiments.

ACKNOWLEDGMENTS

The authors gratefully acknowledge correspondence with Tibor Grasser, Ph.D., of the Technical University of Vienna, Austria. The work performed by D.D.N. and C.K. is based on research sponsored by the Air Force Research Laboratory under agreement number FA9453-08-2-0259. The work performed by K.E.K. was supported by the US Air Force under contract FA9453-08-C-0245 sponsored, monitored, and

managed by: United States Air Force Air Force Material Command, Air Force Research Laboratory, Space Vehicles Directorate, Kirtland AFB, NM 87117-5776.

- ¹S. Mahapatra, P. B. Kumar, and M. A. Alam, IEEE Trans. Electron Devices **51**, 1371 (2004).
- ²A. E. Islam, H. Kufluoglu, D. Varghese, S. Mahapatra, and M. A. Alam, IEEE Trans. Electron Devices **54**, 2143 (2007).
- ³T. Grasser, Microelectron. Reliab. 52, 39 (2012).
- ⁴D. D. Nguyen, C. Kouhestani, K. E. Kambour, and R. A. B. Devine, J. Vac. Sci. Technol. B **31**, 030601 (2013).
- ⁵S. Manzini and A. Modelli, *Insulating Films on Semiconductors* (North Holland, Amsterdam, The Netherlands, 1983), pp. 112–115.
- ⁶T. L. Tewksbury III and H. S. Lee, IEEE J. Solid State Circ. **29**, 239 (1994).
- ⁷D. Schroeder, Microelectron. Reliab. 47, 841 (2007).
- ⁸A. J. Lelis and T. R. Oldham, IEEE Trans. Nucl. Sci. 41, 1835 (1994).
- ⁹M. A. Alam and S. Mahapatra, Microectron. Reliab. 45, 71 (2005).
- ¹⁰T. Grasser, Th. Aichinger, H. Reisinger, J. Franco, P.-J. Wagner, M. Nelhiebel, C. Ortolland, and B. Kaczer, *IIRW 2010 Final Rep. 2* (2011).
- ¹¹H. Kufluoglu and M. A. Alam, Tech. Dig. IEDM 113 (2004).
- ¹²L. Tsetseris, D. M. Fleetwood, R. D. Schrimpf, X. J. Zhou, I. G. Batyrev, and S. T. Pantelides, Microelectron. Eng. 84, 2344 (2007).
- ¹³S. M. Sze, in *The Physics of Semiconductor Devices* (Wiley & Sons, New York, 1981), Chap. 8.
- ¹⁴D. R. Hughart, R. D. Schrimpf, D. M. Fleetwood, N. L. Rowsey, M. E. Law, B. R. Tuttle, and S. T. Pantelides, IEEE Trans. Nucl. Sci. NS 59, 3087 (2012).
- ¹⁵S. Mahapatra *et al.*, IEEE Trans. Electron Devices **60**, 901 (2013).
- ¹⁶K. L. Brower and S. M. Myers, Appl. Phys. Lett. **57**, 162 (1990).
- ¹⁷E. Cartier, J. H. Stathis, and D. A. Buchanan, Appl. Phys. Lett. 63, 1510 (1993).